Question: What is the main disadvantage of using CMOS logic?
Options:
Correct Answer: Susceptibility to noise
Solution:
CMOS logic can be more complex to design due to the need for complementary pairs of transistors.