Question: Which of the following statements about VHDL is true?
Options:
Correct Answer: It is case-sensitive
Solution:
VHDL is case-sensitive, meaning that \'Signal\' and \'signal\' would be considered different identifiers.