Question: Which logic family typically has the highest noise margin?

Options:

1. TTL
2. CMOS
3. ECL
4. BiCMOS

Correct Answer: CMOS

Solution:

CMOS logic families generally have a higher noise margin compared to TTL and ECL, making them more robust in noisy environments.